

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2003-223360

(43)Date of publication of application : 08.08.2003

(51)Int.Cl.

G06F 12/08
G06F 12/12

(21)Application number : 2002-019905

(71)Applicant : HITACHI LTD

(22)Date of filing : 29.01.2002


(72)Inventor : TAWARA YASUHIRO

(54) CACHE MEMORY SYSTEM AND MICROPROCESSOR

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a cache memory control technology for improving through-put by reducing any unnecessary data transfer between a main memory and a cache memory, and reducing power consumption accompanying the data transfer, and relaxing the congestion of paths of the data transfer.

SOLUTION: This cache memory system in which a main CPU is connected with a main memory constituted of an ROM and an RAM through an external bus is constituted of 4-way set associative caches where each Way has Tag 45, Valid bit 46, Dirty bit 47, and data block 48. At the time of driving cache entry out of the cache, when the Dirty bit 47 is set as 1, the data of the data block 48 are written in the main memory, and when the Dirty bit 47 is cleared as 0, the data of the data block 48 are not written in the main memory but discarded.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]